Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Run level pair buffering for fast variable length decoder circuit

Run level pair buffering for fast variable length decoder circuit

US Patent 5903311 · Granted May 11, 1999

Estimated economic value: $593,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for efficient access to multidimensional data structures an2025
Thread synchronization across memory synchronization domains2025
Cooperative group arrays2025
Cache memory with per-sector cache residency controls2025
Distributed shared memory2025
Method and apparatus for efficient access to multidimensional data structures an2024
Implementing specialized instructions for accelerating dynamic programming algor2024
Programmatically controlled data multicasting across multiple compute engines2024
Hybrid allocation of data lines in a streaming cache memory2024
Systems and methods for processing contributions made to purchaser selected orga2024
Techniques for efficiently transferring data to a processor2024
Techniques for storing sub-alignment data when accelerating Smith-Waterman seque2023