Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Synchronous memory with dual sensing output path each of which is connected to latch circuit

Synchronous memory with dual sensing output path each of which is connected to latch circuit

US Patent 5901110 · Granted May 4, 1999

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Arbitration control for pseudostatic random access memory device2023
Arbitration control for pseudostatic random access memory device2022
Sense amplifier circuit for preventing read disturb2022
Secured chip enable with chip disable2019
Resistive memory device implementing selective memory cell refresh2016
Resistive memory device implementing selective memory cell refresh2016
Method for improving sensing margin of resistive memory2016
Glitch free input transition detector2016
Reference current generation in resistive memory device2015
Address transition detecting circuit2015
Glitch-free input transition detector2014
Synchronous memory device having dual input registers of pipeline structure in d1998