Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory redundancy circuit for high density memory with extra row and column for failed address storage

Memory redundancy circuit for high density memory with extra row and column for failed address storage

US Patent 5896327 · Granted Apr 20, 1999

Estimated economic value: $420,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and circuit for reading fuse cells in a nonvolatile memory during power-u2008
High density mask ROM having flat-type bank select2005
Low power latch sense amplifier2004
High-speed sense amplifier with auto-shutdown precharge path2004
Flat-cell nonvolatile semiconductor memory2003
High-speed sense amplifier with auto-shutdown precharge path2003
Bank selection structures for a memory array, including a flat cell ROM array2001
Sensing apparatus and method for fetching multi-level cell data2001
Sensing apparatus and method for fetching multi-level cell data2000
Memory redundancy for high density memory1999
Sense amplifier circuitry1998