Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and method for implementing a content addressable memory circuit with two stage matching

Apparatus and method for implementing a content addressable memory circuit with two stage matching

US Patent 5893137 · Granted Apr 6, 1999

Estimated economic value: $13,632,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for providing an alert and ad while delivering digital content2021
System and method for providing an alert using tags on delivering digital conten2021
System and method for providing an alert on delivering digital content2020
Result bypass cache2017
Method for repairing a speculative global history record2011
System and method for repairing a speculative global history record2011
Microprocessor system for simultaneously accessing multiple branch history table2010
Global history branch prediction updating responsive to taken branches2010
System and method for speculative global history prediction updating2010
Apparatus and method for concurrent search content addressable memory circuit1999
Apparatus and method for concurrent search content addressable memory circuit1999
Modular switch element for shared memory switch fabric1999