Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Redundancy circuit technique applied DRAM of multi-bit I/O having overlaid-DQ bus

Redundancy circuit technique applied DRAM of multi-bit I/O having overlaid-DQ bus

US Patent 5892719 · Granted Apr 6, 1999

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor memory device2024
Memory system2022
Semiconductor memory device2021
Semiconductor device2020
Frequency divider circuit2018
Semiconductor device2015
Semiconductor memory device capable of setting an internal state of a NAND flash2015
Semiconductor storage device2011
Semiconductor device2010
Semiconductor memory device of bit line twist system2006