Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method and apparatus for generating a hierarchical interconnection description of an integrated circuit design and using the description to edit the integrated circuit design

US Patent 5892682 · Granted Apr 6, 1999

Estimated economic value: $13,632,000

Assignee

Inventors

View full patent text on Google Patents →