Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit for reducing the transmission delay of the redundancy evaluation for synchronous DRAM

Circuit for reducing the transmission delay of the redundancy evaluation for synchronous DRAM

US Patent 5889727 · Granted Mar 30, 1999

Estimated economic value: $36,359,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Current sensing2025
Current sensing circuitry2025
Current sensing circuitry2023
Drink-through cup lid2022
Drink-through cup lid2021
Modular memory structure having adaptable redundancy circuitry2003
Modular memory structure having adaptable redundancy circuitry2003
1-T memory structure capable of performing hidden refresh and an operating metho2002
Circuit of reducing transmission delay for synchronous DRAM2000
Circuit of reducing transmission delay for synchronous DRAM2000