Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating a self-aligned double polysilicon NPN transistor with poly etch stop

Method of fabricating a self-aligned double polysilicon NPN transistor with poly etch stop

US Patent 5882976 · Granted Mar 16, 1999

Estimated economic value: $3,309,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Vertical semiconductor device having frontside interconnections2017
Integrated monolithic galvanic isolator2015
Simultaneous isolation trench and handle wafer contact formation2015
Simultaneous isolation trench and handle wafer contact formation2014
Process for the formation of cobalt salicide layers employing a sputter etch sur2001
Process for forming silicided capacitor utilizing oxidation barrier layer2001
Self-aligned dual thickness cobalt silicide layer formation process2000
Integrated circuit structure with dual thickness cobalt silicide layers and meth2000
Integrated circuit structure with dual thickness cobalt silicide layers and meth2000
Low contact resistance and low junction leakage metal interconnect contact struc1999
Merged single polysilicon bipolar NPN transistor1999
Self aligned poly emitter bipolar technology using damascene technique1999