Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bus interface unit capable of simultaneously proceeding with two bus cycles in a high-performance microprocessor

Bus interface unit capable of simultaneously proceeding with two bus cycles in a high-performance microprocessor

US Patent 5881256 · Granted Mar 9, 1999

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus and method for generating image of corrected teeth2022
Apparatus and method for analyzing cephalometric image2021
Apparatus for converting analog image data into digital image data in CMOS image2005
Apparatus and method for automatically controlling exposure time using a mean va2004
Apparatus and method for automatically controlling exposure time in CMOS image s2004
Method and apparatus for error detection and correction in image sensor2004
Apparatus and method for detecting and correcting defective pixels in image sens2004
CMOS image sensor with testing circuit for verifying operation thereof2003
Apparatus and method for compressing image data received from image sensor havin2003
Superscalar processor employing a high performance write back buffer controlled 2001
Bus interface unit for preventing deadlock1999
Arbitration apparatus using least recently used algorithm1998