Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › CMOS differential voltage controlled logarithmic attenuator and method

CMOS differential voltage controlled logarithmic attenuator and method

US Patent 5880618 · Granted Mar 9, 1999

Estimated economic value: $14,672,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High voltage ultrasound transmitter with symmetrical high and low side drivers c2014
High voltage ultrasound transmitter with symmetrical high and low side drivers c2014
Low power continuous wave ultrasound transmitter2012
Ultrasound transmitter2010
Process and temperature-independent voltage controlled attenuator and method2009
Method and circuit for input offset correction in an amplifier circuit2007
Programmable low noise amplifier and method2006
Method and circuit for facilitating control of AC coupling in an amplifier circu2006
Programmable front end for a receiving channel2006
Fast recovery time precision amplifier2003
Programmable low noise CMOS differentially voltage controlled logarithmic attenu2001
Low noise differential input, differential output amplifier and method2000