Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Process for wafer peripheral edge defect reduction

US Patent 5879577 · Granted Mar 9, 1999

Estimated economic value: $1,132,000

Assignee

Inventors

View full patent text on Google Patents →