Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process for reducing bond resistance in semiconductor devices and circuits

Process for reducing bond resistance in semiconductor devices and circuits

US Patent 5877037 · Granted Mar 2, 1999

Estimated economic value: $327,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Host-independent disk optimization and data operations for USB-based storage dev2025
Method to extend the lifespan of a data storage device by repurposing blocks fro2025
Recovery of retired memory blocks in a memory device2025
System and method for multi-shot variable auto-calibrating reconstruction for si2025
Phased array control circuit for controlling directivity of a beam-formed signal2025
Low power crystal oscillator with automatic amplitude control2025
Selectable performance-based partitioning2025
Low power crystal oscillator2025
Data storage device and method for using zones of memory in a read scrub operati2025
Storage of control data information2025
Data storage device and method for scanning memory blocks2024
Systems and methods of accelerated propeller magnetic resonance imaging2024