Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low voltage CMOS analog multiplier with extended input dynamic range

Low voltage CMOS analog multiplier with extended input dynamic range

US Patent 5872446 · Granted Feb 16, 1999

Estimated economic value: $10,802,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Adaptive tuning networks with direct mapped multiple channel filter tuning2025
Adaptive tuning networks with direct mapped multiple channel filter tuning2023
Adaptive tuning networks with direct mapped multiple channel filter tuning2022
Adaptive tuning networks with direct mapped multiple channel filter tuning2020
Current mode logic circuit with multiple frequency modes2016
Environmental and computing cost reduction with improved reliability in workload2014
Static noise margin monitoring circuit and method2014
Solutions for controlling bulk bias voltage in an extremely thin silicon-on-insu2014
Providing a temperature dependent bias for a device2013
Solutions for controlling bulk bias voltage in an extremely thin silicon-on-insu2013
Test circuit for serial link receiver2013
Method and arrangements for link power reduction2012