Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System for managing direct memory access transfer in a multi-channel system using circular descriptor queue, descriptor FIFO, and receive status queue

System for managing direct memory access transfer in a multi-channel system using circular descriptor queue, descriptor FIFO, and receive status queue

US Patent 5870627 · Granted Feb 9, 1999

Estimated economic value: $3,673,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Efficient implementation of low power mode in digital subscriber line (DSL) tran2009
Bi-level framing structure for improved efficiency DSL over noisy lines2002
Bi-level framing structure for improved efficiency DSL over noisy lines2002
Dynamically-assigned voice and data channels in a digital-subscriber line (DSL)2002
Time-multiplexed transmission on digital-subscriber lines synchronized to existi1999
ADSL integrated line card with digital splitter and POTS CODEC without bulky ana1999
Method and apparatus for placing multiple frames of data in a buffer in a direct1998
Method and apparatus for placing multiple frames of data in a buffer in a direct1998
Apparatus for controlling FIFO buffer data transfer by monitoring bus status and1998
Combined BAUD rate generator and digital phase locked loop1992
Multi-channel data communications controller1990
Electronic switching system having a time division multiplex switch controller a1986