Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method and apparatus for storing and expanding variable-length program instructions upon detection of a miss condition within an instruction cache containing pointers to compressed instructions for wide instruction word processor architectures

US Patent 5870576 · Granted Feb 9, 1999

Estimated economic value: $42,414,000

Assignee

Inventors

View full patent text on Google Patents →