Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Universal buffered interface for coupling multiple processors, memory units, and I/O interfaces to a common high-speed interconnect

Universal buffered interface for coupling multiple processors, memory units, and I/O interfaces to a common high-speed interconnect

US Patent 5870572 · Granted Feb 9, 1999

Estimated economic value: $13,231,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Process flow builder for extensible web component sequences2024
Methods for performing diagnostic functions in a multiprocessor data processing 2001
Universal buffered interface for coupling multiple processors memory units, and 1996
Serial diagnostic interface bus for multiprocessor systems1995
High-performance, multi-bank global memory card for multiprocessor systems1995
Interface with address decoder for selectively generating first and second addre1995
Multiprocessor system having local write cache within each data processor node1994
Centralized backplane bus arbiter for multiprocessor systems1994