Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Phase-locked loop circuit for reproducing clock signals synchronized with transmitter in receiver

Phase-locked loop circuit for reproducing clock signals synchronized with transmitter in receiver

US Patent 5864248 · Granted Jan 26, 1999

Estimated economic value: $33,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Allocating VPI for user devices2010
Transmission method and network system for accommodating a plurality of kinds of2005
ATM network system and method for allocating VPI for user devices2005
PLL for reproducing standard clock from random time information2002
Digital phase synchronous circuit and data receiving circuit including the same1998
Digital phase-locked loop (PLL) having multilevel phase comparators1997
Transmission signal processing circuit which can determine an optimum stuff thre1997
Fully secondary DPLL and destuffing circuit employing same1997
Cross-connection network using time switch1992
Cross-connection network using time switch1990
Destuffing circuit with a digital phase-locked loop1989
Higher-order multiplex digital communication system with identification patterns1988