Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Tristate buffer circuit with transparent latching capability

Tristate buffer circuit with transparent latching capability

US Patent 5864244 · Granted Jan 26, 1999

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multiprocessor computer systems with command FIFO buffer at each target device2003
Configurable I/O circuitry defining virtual ports2001
Low power, static content addressable memory2001
Driver circuit providing early release and quick bus turn-around2000
Inverter-controlled digital interface circuit with dual switching points for inc1999
Programmable logic device with partial switch matrix and bypass mechanism1998
Programmable dynamic line-termination circuit1998
Low noise tri-state output buffer1996
Digital interface circuit with dual switching points for increased speed1996
Memory system for loading peripherals on power up1995
Fast CMOS logic with programmable logic control1995
Programmable macrocell circuit1995