Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Automated verification of digital design

Automated verification of digital design

US Patent 5859962 · Granted Jan 12, 1999

Estimated economic value: $14,236,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Full bisection bandwidth network2016
Interconnect switch method and apparatus2004
Location-independent service for monitoring and alerting on an event log2003
Distributed multi-fabric interconnect2002
Enhanced tree control for multiple item selection2002
Enhanced interface for an asynchronous transfer mode segmentation controller2000
ATM/SONET network enhanced as a universal computer system interconnect1999
Adaptive time slot scheduling apparatus and method utilizing a linked list mecha1998
CMOS low output voltage bus driver with controlled clamps1996
CMOS low output voltage bus driver1993
Method and apparatus for offset register address accessing1992
MOS no-leak circuit1989