{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "System and method for a fast carry/sum select adder", "item": "https://www.patentleaderboard.com/patent/5852568"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for a fast carry/sum select adder

System and method for a fast carry/sum select adder

US Patent 5852568 · Granted Dec 22, 1998

Estimated economic value: $4,646,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Skew-independent memory architecture2002
Single rail domino logic for four-phase clocking scheme2001
Voltage tolerant buffer2001
Output buffer circuit and method that compensate for operating conditions and ma2000
High DC current stagger power/ground pad2000
AGP/DDR interfaces for full swing and reduced swing (SSTL) signals on an integra1999
Voltage level shift system and method1999
Mixed voltage, multi-rail, high drive, low noise, adjustable slew rate input/out1999