Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process for manufacturing resistor-networks with higher circuit density, smaller input/output pitches, and lower precision tolerance

Process for manufacturing resistor-networks with higher circuit density, smaller input/output pitches, and lower precision tolerance

US Patent 5850171 · Granted Dec 15, 1998

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor package having side wall plating2025
Semiconductor package having side wall plating2025
Linearization circuit for a multiple-stage RF power amplifier2018
Preform including a groove extending to an edge of the preform2015
Die including a groove extending from a via to an edge of the die2014
Leadframe circuit and method therefor2014
Protection circuit for radio frequency power amplifier2013
Overdrive protection circuit2012
Heterojunction bipolar transistor having non-uniformly doped collector for impro2006
Resistance temperature detector (RTD) formed with a surface-mount-device (SMD) s2000
Method of forming electrodes at the end surfaces of chip array resistors1999
Method of forming electrodes at the end surfaces of chip array resistors1999