Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of calculating a parasitic load in a semiconductor integrated circuit

Method of calculating a parasitic load in a semiconductor integrated circuit

US Patent 5847967 · Granted Dec 8, 1998

Estimated economic value: $13,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Specimen processing apparatus, specimen measurement system and method for proces2024
Specimen transport apparatus, specimen measurement apparatus, specimen transport2021
Method for adjusting position of aspirator and sample processing apparatus2017
Automated analyzer with cover detection2017
Sample crushing apparatus2015
Container for storing dispensing tip2015
Semiconductor circuit, delay adjustment method therefor and layout method theref2002