Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods for metal etching with reduced sidewall build up during integrated circuit manufacturing

Methods for metal etching with reduced sidewall build up during integrated circuit manufacturing

US Patent 5846884 · Granted Dec 8, 1998

Estimated economic value: $52,989,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic use of artificial intelligence (AI) models on an autonomous AI enabled r2025
Fusing multimodal data using recurrent neural networks2024
Augmented reality guided inspection2022
Forecasting sound in a live performance to determine microphone position2021
Automated ontology building2019
Automated ontology building2019
Automated ontology building2018
Automated ontology building2018
Sheet feeder and image forming apparatus2016
Utilization of special purpose accelerators using general purpose processors2014
Embedded DRAM memory cell with additional patterning layer for improved strap fo2014
Enhanced capacitance trench capacitor2013