Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of recovering a sampling clock in a framed data communications format with reduced phase jitter and wander

Method of recovering a sampling clock in a framed data communications format with reduced phase jitter and wander

US Patent 5844436 · Granted Dec 1, 1998

Estimated economic value: $64,167,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Crane and cable drum unit for same2024
Oscilloscope noise floor de-embedding for high speed toggle signal measurement2023
PLL capacitor swap technique and low jitter dynamic Digital Controlled Oscillato2021
Transmitter with feedback control2020
Clock phase adjustment using clock and data recovery scheme2019
Apparatus, system, and method for timing recovery2015
Systems, methods and apparatuses for predicting capacity of resources in an inst2014
Apparatus, system, and method for timing recovery2013
System and method for alignment of clock to data2011
Analog phase controller2011
Dynamic power management in a power over ethernet system2010
Analog phase controller2009