Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › CMOS tristate output buffer with having overvoltage protection and increased stability against bus voltage variations

CMOS tristate output buffer with having overvoltage protection and increased stability against bus voltage variations

US Patent 5844425 · Granted Dec 1, 1998

Estimated economic value: $551,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for enhancing confidentiality via logic gate encryption2020
Systems and methods to improve energy efficiency using adaptive mode switching2019
Systems and methods for enhancing confidentiality via logic gate encryption2018
Power management for a memory device2018
Systems and methods for enhancing confidentiality via logic gate encryption2017
System and method for adaptive power management2017
Energy efficient systems having linear regulators and methods of operating the s2016
Non-volatile memory device having high speed serial interface2012
Automatic bus routing2011
Gain control circuit2010
Non-volatile memory device having high speed serial interface2010
High speed differential receiver2004