Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Local interconnect structure and process for six-transistor SRAM cell

Local interconnect structure and process for six-transistor SRAM cell

US Patent 5831899 · Granted Nov 3, 1998

Estimated economic value: $1,753,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Syndrome decoder circuit2025
Monotonic counter memory system2024
Methods of manufacture of termination for vertical trench shielded devices2022
Memory device and multi physical cells error correction method thereof2022
Virtual wafer techniques for fabricating semiconductor devices2022
Transistors with electrically active chip seal ring and methods of manufacture2022
Memory inspecting method and memory inspecting system2021
Split gate semiconductor with non-uniform trench oxide2021
Non-volatile memory device2021
Semiconductor device having reduced gate charges and superior figure of merit2021
Memory apparatus and data accessing method thereof2021
Memory storage apparatus with dynamic data repair mechanism and method of dynami2021