Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dual bus data storage system having an addressable memory with timer controller fault detection of data transfer between the memory and the buses

Dual bus data storage system having an addressable memory with timer controller fault detection of data transfer between the memory and the buses

US Patent 5822777 · Granted Oct 13, 1998

Estimated economic value: $101,021,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Pharmaceutical compounding system and method2025
Apparatus for filling a syringe with a dose of fluid2021
Method and system for reducing packet latency in networks with both low latency 2013
Fault isolation and handling in a packet switching network2010
Method and system for minimizing power consumption in a multiprocessor data stor2010
Method, computer readable medium, and data storage system for selective data rep2009
Anchor2009
Data system having a virtual queue2008
Data storage system having shared resource2008
System having backplane performance capability selection logic2007
Data storage system having cache memory manager with packet switching network2006
Method and system for maintaining data integrity using dual write operations2006