Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dual bus system with multiple processors having data coherency maintenance

Dual bus system with multiple processors having data coherency maintenance

US Patent 5809533 · Granted Sep 15, 1998

Estimated economic value: $14,064,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Geofence plus schedule for a building controller2019
Triage of initial schedule setup for an HVAC controller2019
System and method for in-line error correction for storage systems2015
Method and apparatus for efficiently transferring data in bursts from a storage 2015
Method and system for testing a controller of a hard disk drive2015
System and method for transferring data in storage controllers2014
Accumulator for non-return to zero (NRZ) linear feedback shift register (LFSR) i2014
Controller for storage device with improved burst efficiency2013
Power save module for storage controllers2013
System and method for in-line error correction for storage systems2013
Accumulator for non-return to zero (NRZ) linear feedback shift register (LFSR) i2012
System and method for reading and writing data using storage controllers2012