Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and circuit for a least recently used replacement mechanism and invalidated address handling in a fully associative many-way cache memory

Method and circuit for a least recently used replacement mechanism and invalidated address handling in a fully associative many-way cache memory

US Patent 5809528 · Granted Sep 15, 1998

Estimated economic value: $10,805,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Built-in circuit for testing process and layout effects of an integrated circuit2025
Method and apparatus for faster bitcell operation2025
Structures and methods for deriving stable physical unclonable functions from se2024
Multi-level cell threshold voltage operation of one-selector-one-resistor struct2023
Multi-level cell threshold voltage operation of one-selector-one-resistor struct2021
Charge pump circuit with internal pre-charge configuration2021
Voltage boost circuit2020
Charge pump circuit with built-in-retry2020
Voltage boost circuit2019
Voltage boost circuit2018
Netlist editing of graphical data2018
Integrated circuit having regulated voltage island power system2017