Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Mechanism for writing back selected doublewords of cached dirty data in an integrated processor

Mechanism for writing back selected doublewords of cached dirty data in an integrated processor

US Patent 5802559 · Granted Sep 1, 1998

Estimated economic value: $2,453,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Telescoping, bendable rod having measurement markings for measuring lengths2015
Arrangement in a channel adapter for transmitting data according to link widths 2009
Arrangement in a channel adapter for segregating transmit packet data in transmi2007
Embedded channel adapter having link layer configured for concurrent retrieval o2007
Arrangement in a channel adapter for validating headers concurrently during rece2007
Arrangement in a channel adapter for servicing work notifications based on link 2007
Embedded channel adapter having transport layer configured for prioritizing sele2006
Arrangement for implementing kernel bypass for access by user mode consumer proc2006
Method and apparatus for reordering transactions in a packet-based fabric using 2005
Fault tolerant computing node having multiple host channel adapters2005
Manipulating work queue elements via a hardware adapter and software driver2004
Arrangement for instigating work in a channel adapter based on received address 2004