Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method and system for reducing memory access latency by providing fine grain direct access to flash memory concurrent with a block transfer therefrom

US Patent 5802554 · Granted Sep 1, 1998

Estimated economic value: $194,000

Assignee

Inventors

View full patent text on Google Patents →