Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit and method for generating a delayed output signal

Circuit and method for generating a delayed output signal

US Patent 5801567 · Granted Sep 1, 1998

Estimated economic value: $5,639,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus and method for enabling elements of a phase locked loop2001
Data processing method and apparatus operable on an irrational mathematical valu2000
Resistorless low-current CMOS voltage reference generator2000
Peak detector circuit1999
CMOS comparator output circuit with high gain and hysteresis1999
Error suppressing circuit and method therefor for a phase locked loop1998
Apparatus and method for controlling the loop bandwidth of a phase locked loop1997
Phase synchronization circuit and method therefor for a phase locked loop1996
Operational transconductance amplifier track and hold system1996
Current mirror having increased output swing1992