Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for fault tolerant BIOS addressing

Method and apparatus for fault tolerant BIOS addressing

US Patent 5797023 · Granted Aug 18, 1998

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for testing non-volatile memory express storage devices2023
Calibrating a high-speed clock signal generated using a processor internal to th2015
Near field communication based authentication2015
Computer-implemented forum for enabling secure exchange of information2015
Techniques for securing a one-time passcode with an alteration code2014
Techniques for message-passing using shared memory of an RF tag2013
Three-dimensional LIDAR-based clear path detection2012
Secure seed provisioning2011
Reset-tolerant authentication device2011
RTC circuit with time value adjustment2011
Method and apparatus for mitigating current drain in a low-power hand-held devic2011
Multiprocessor computer architecture with multiple operating system instances an2003