Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

System and method of identifying the number of chip failures on a wafer attributed to cluster failures

US Patent 5793650 · Granted Aug 11, 1998

Estimated economic value: $23,944,000

Assignee

Inventors

View full patent text on Google Patents →