Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low-inductance HTS interconnects and Josephson junctions using slot-defined SNS edge junctions

Low-inductance HTS interconnects and Josephson junctions using slot-defined SNS edge junctions

US Patent 5793056 · Granted Aug 11, 1998

Estimated economic value: $8,396,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods of making semiconductor perovskite layers and compositions thereof2025
Reconfigurable electric circuitry and method of making same2012
Voltage pattern for ferroelectric recording head2011
Edge-contacted vertical carbon nanotube transistor2011
Non-destructive read back for ferroelectric data storage device2011
Non-destructive readback for ferroelectric material2011
Multiple ferroelectric films2011
Multilayer ferroelectric data storage system with regenerative read2010
Piezoelectric reading of ferroelectric data storage media2010
Asymmetric write for ferroelectric storage2010
Probe-scanned ferroelectric media with imprinted regions2010
Method of producing regular arrays of nano-scale objects using nano-structured b2010