Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for forming residue free patterned polysilicon layers upon high step height integrated circuit substrates

Method for forming residue free patterned polysilicon layers upon high step height integrated circuit substrates

US Patent 5792708 · Granted Aug 11, 1998

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Photosensitive candle2022
Method and apparatus to reduce thermal variations within an integrated circuit d2014
Strained channel transistor structure and method2014
Method for fabricating a semiconductor device having an epitaxial channel and tr2014
Integrated circuit and method of fabrication thereof2013
Methods for reducing loading effects during film formation2013
Processing with reduced line end shortening ratio2013
Method of forming high-k dielectric stop layer for contact hole opening2013
Implementation of temperature-dependent phase switch layer for improved temperat2012
Method and apparatus to reduce thermal variations within an integrated circuit d2012
Integrated circuit and method of fabrication thereof2011
Method for fabricating a semiconductor device having an epitaxial channel and tr2011