Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for arranging a memory cell array in semiconductor memory device

Method for arranging a memory cell array in semiconductor memory device

US Patent 5790464 · Granted Aug 4, 1998

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor memory device having delay locked loop (DLL)2000
Integrated circuit memory devices including circuits and methods for discharging2000
Integrated circuit memory devices having time compensated column selection capab2000
Wafer burn-in test circuit and a method thereof1998
Half power supply voltage generating circuit in a semiconductor memory device1997
Word line driving circuit of a semiconductor memory device1995
Row redundancy circuit of a semiconductor memory device1994
Semiconductor memory device having a block selection function with low power con1994
Column redundancy circuit for a semiconductor memory device1994
Semiconductor memory device having self-refresh and back-bias circuitry1994