Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for establishing host bus clock frequency and processor core clock ratios in a multi-processor computer system

Method and apparatus for establishing host bus clock frequency and processor core clock ratios in a multi-processor computer system

US Patent 5784599 · Granted Jul 21, 1998

Estimated economic value: $570,379,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for setting timing parameters2006
Firmware architecture supporting safe updates and multiple processor types2006
Bus-to-bus bridge in computer system, with fast burst memory range2003
Memory coherency in a processor-to-bus cycle in a multi-processor system2001
Bus-to-bus bridge in computer system, with fast burst memory range2000
Performing a memory access cycle in a multi-processor computer system2000
Fault resilient boot circuit using ring counter2000
Bus-to-bus bridge in computer system, with fast burst memory range1998
Performing a write cycle to memory in a multi-processor system1998
Protection of computer system against incorrect card insertion during start-up1998
Bus error handler for PERR# and SERR# on dual PCI bus system1998
Edgecard circuit board1998