Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for enabling global compiler optimizations in the presence of exception handlers within a computer program

Method and apparatus for enabling global compiler optimizations in the presence of exception handlers within a computer program

US Patent 5778233 · Granted Jul 7, 1998

Estimated economic value: $9,897,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Computer architecture allowing recycling of instruction slack time2020
Efficient and scalable systems for calculating neural network connectivity in an2019
Reconfigurable event driven hardware using reservoir computing for monitoring an2018
Apparatus and method for bias-free branch prediction2018
Footwear2017
Memory fault patching using pre-existing memory structures2017
Reconfigurable event driven hardware using reservoir computing for monitoring an2017
Parallel hardware hypervisor for virtualizing application-specific supercomputer2016
Method and apparatus for soft error mitigation in computers2016
Trusted system network2015
Leveraging multicore systems when compiling procedures2014
Refining tail call optimizations at link-time2012