Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › State capture/reuse for verilog simulation of high gate count ASIC

State capture/reuse for verilog simulation of high gate count ASIC

US Patent 5774380 · Granted Jun 30, 1998

Estimated economic value: $9,812,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Partial parameters and projection thereof included within statistical timing ana2021
Transition once multiplexer circuit2020
Partial parameters and projection thereof included within statistical timing ana2019
Method for providing a secure “gray box” view proprietary IP2013
Structure for dynamic latch state saving device and protocol2011
Method for building and verifying authenticity of a rule system1998
Single register arbiter circuit1994