Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Shift-register based row select circuit with redundancy for a FIFO memory

Shift-register based row select circuit with redundancy for a FIFO memory

US Patent 5768196 · Granted Jun 16, 1998

Estimated economic value: $1,388,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Level-shifter having a wide operating range, a fast output fall delay and improv2025
Keeper-free volatile memory system2024
Area efficient memory cell read disturb mitigation2023
Timing method and apparatus for integrated circuit device2005
Address counter test mode for memory device2004
Content addressable memory having redundancy capabilities2004
Single ended simplex dual port memory cell2004
Single ended simplex dual port memory cell2004
Method and apparatus for content addressable memory test mode2004
Write method and circuit for content addressable memory2003
Content addressable memory having prioritization of unoccupied entries2003
Content addressable memory having reduced current consumption2003