Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for optimizing PCI interrupt binding and associated latency in extended/bridged PCI busses

Method and apparatus for optimizing PCI interrupt binding and associated latency in extended/bridged PCI busses

US Patent 5764996 · Granted Jun 9, 1998

Estimated economic value: $6,829,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Modular, flexibly connected switch-port input-output cards2021
Fabric cable emulation2020
Thermal conduction to a cylindrical shaft2019
Alignment mechanism for cabling to a cylinder head2016
Modular electronics for cylinders2016
Virtualized application power budgeting2016
Bolt on carrier for integrated final drive with closed circuit hydrostatic motor2014
Virtualized application power budgeting2014
Power aware memory allocation2014
Interfaces that facilitate solid state storage configuration2013
Power aware memory allocation2012
Memory object relocation for power savings2012