Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Cache-based computer system employing a peripheral bus interface unit with cache write-back suppression and processor-peripheral communication suppression for data coherency

US Patent 5761725 · Granted Jun 2, 1998

Estimated economic value: $282,200,000

Assignee

Inventors

View full patent text on Google Patents →