Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for detecting thrashing in a cache memory

Method and apparatus for detecting thrashing in a cache memory

US Patent 5752261 · Granted May 12, 1998

Estimated economic value: $2,377,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for preventing deadlock by suspending operation of processors, bridges, a2001
Multiprocessor computing apparatus having spin lock fairness2000
Method and apparatus for determining memory page access information in a non-uni2000
Architectures for computer systems having multiple processors, multiple system b1994
Process affinity scheduling method and apparatus1994
Cache address comparator with sram having burst addressing control1990
Arbiter circuit and method1986
Circuit for reusing previously fetched data1984