{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Implementation of a digital decimation filter and method", "item": "https://www.patentleaderboard.com/patent/5751615"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Implementation of a digital decimation filter and method

Implementation of a digital decimation filter and method

US Patent 5751615 · Granted May 12, 1998

Estimated economic value: $5,129,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Lockbox with multi-position shackle2020
Method and apparatus for scaling modem transfer capacity in a multi-channel comm2002
Method of coding a number for storing in a memory2001
Monolithic PC audio circuit2001
Method and apparatus for power regulation of digital data transmission2001
Programmable data flow processor for performing data transfers2000
Configuring a communications system with a configurable data transfer architectu2000
Communications system with a configurable data transfer architecture2000
Communications system with multiple, simultaneous accesses to a memory1999
Audio processing chip with external serial port1998
DSP architecture for a FIR-type filter and method1998
Implementation of a digital interpolation filter and method1998