Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Efficient three-dimensional layout method for logic cell arrays

Efficient three-dimensional layout method for logic cell arrays

US Patent 5748942 · Granted May 5, 1998

Estimated economic value: $48,746,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reduced footprint collimator device to focus light beam over length of optical p2022
Sharing wireless connection profiles between multiple operating systems2016
Computing device deployment using mass storage device2013
Computing device deployment using mass storage device2010
Computing device deployment using mass storage device2007
Method of decoding data encoded in a monochrome medium2007
Method of encoding data in a monochrome media2006
Method for spawning two independent states in a state flow diagram1999
Method for entering state flow diagrams using schematic editor programs1997
Field programmable pipeline array1997
Method for entering state flow diagrams using schematic editor programs1997