Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for servicing simultaneous I/O trap and debug traps in a microprocessor

Method and apparatus for servicing simultaneous I/O trap and debug traps in a microprocessor

US Patent 5745770 · Granted Apr 28, 1998

Estimated economic value: $273,135,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device having a 2-D material layer including a channel region and 2024
Vehicle driveline component with weldment having air pocket configured to shift 2024
Frame assembly, backlight module, and display device2023
Vehicle driveline component having housing assembly with slugs for inhibiting re2023
Axle assembly with carrier housing having increased strength and reduced mass2016
Carrier housing2016
Weldment with isolation pocket for reduction of weld-induced distortion2015
Differential lubrication feed system in a drive axle assembly2013
Differential lubrication feed system in a drive axle assembly2013
Method for customizing a bearing bore2011
Error correction apparatus, systems, and methods2009
Dynamic voltage and frequency management in integrated circuits2008