Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › FPLL with third multiplier in an AC path in the FPLL

FPLL with third multiplier in an AC path in the FPLL

US Patent 5745004 · Granted Apr 28, 1998

Estimated economic value: $1,611,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Pre-equalization for low-cost DTV translators2007
VSB reset to minimize data loss2004
Bandwidth stabilized PLL2003
Tuner with switched analog and digital modulators2002
Reference generator for demodulator calibration2001
Digital television system for reducing co-channel interference in 8 MHZ channels2001
HDTV receiver having fast digital IF AGC and analog RF AGC2001
Self calibrating demodulator system2000
VSB HDTV transmission system with reduced NTSC co-channel interference2000
FPLL with third multiplier in an analog input signal2000
FPLL with third multiplier in an analog input signal2000
NTSC co-channel interference reduction system1998