Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dual pipeline superscalar reduced instruction set computer system architecture

Dual pipeline superscalar reduced instruction set computer system architecture

US Patent 5742780 · Granted Apr 21, 1998

Estimated economic value: $12,493,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-port memory architecture for storing multi-dimensional arrays I2010
Multi-port memory architecture for storing multi-dimensional arrays II2010
Switching network2007
Hitless reconfiguration of a switching network2006
Exception processing in superscalar microprocessor2002
RISC processor having coprocessor for executing circular mask instruction1998
CPU pipeline having queuing stage to facilitate branch instructions1998
Superscalar microprocessor architecture1997
High performance graphics applications controller1995