Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reducing cache snooping overhead in a multilevel cache system with multiple bus masters and a shared level two cache by using an inclusion field

Reducing cache snooping overhead in a multilevel cache system with multiple bus masters and a shared level two cache by using an inclusion field

US Patent 5740400 · Granted Apr 14, 1998

Estimated economic value: $4,151,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reducing cache snooping overhead in a multilevel cache system with inclusion fie1998
Method and mechanism of weak pull-up for use with a microcontroller in an integr1998
Integrated circuit and cordless telephone using the integrated circuit1996
Apparatus and method for disabling interrupt masks in processors or the like1996
External memory access control for a processing system1995
Microprocessor arranged to access a non-multiplexed interface or a multiplexed p1994
Reliable watchdog timer1993
Arrangement for high speed testing of field-effect transistors and memory cells 1992